drpuur
/
mini-beieli-pcb-cubecell
1
0
Fork 0
Code Issues Pull Requests 1 Packages Projects Releases Wiki Activity

work on layout

This commit is contained in:
Joerg Lehmann 2020-09-02 17:23:45 +02:00
parent 8d4512cc67
commit b6161de1bb
6 changed files with 81537 additions and 700 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

52
kicad-files/SCCS30B106PRB/SCCS30B106PRB.kicad_mod Normal file
View File

@ -0,0 +1,52 @@
(module SCCS30B106PRB (layer F.Cu) (tedit 5F4E6AC5)
(descr "CP, Axial series, Axial, Horizontal, pin pitch=26mm, , length*diameter=20*10mm^2, Electrolytic Capacitor, , http://www.kemet.com/Lists/ProductCatalog/Attachments/424/KEM_AC102.pdf")
(tags "CP Axial series Axial Horizontal pin pitch 26mm length 20mm diameter 10mm Electrolytic Capacitor")
(fp_text reference REF** (at 13 -6.12) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value 10F (at 13 6.12) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_line (start 3 -5) (end 3 5) (layer F.Fab) (width 0.1))
(fp_line (start 33 -5) (end 33 5) (layer F.Fab) (width 0.1))
(fp_line (start 3 -5) (end 4.68 -5) (layer F.Fab) (width 0.1))
(fp_line (start 4.68 -5) (end 5.58 -4.1) (layer F.Fab) (width 0.1))
(fp_line (start 5.58 -4.1) (end 6.48 -5) (layer F.Fab) (width 0.1))
(fp_line (start 6.48 -5) (end 33 -5) (layer F.Fab) (width 0.1))
(fp_line (start 3 5) (end 4.68 5) (layer F.Fab) (width 0.1))
(fp_line (start 4.68 5) (end 5.58 4.1) (layer F.Fab) (width 0.1))
(fp_line (start 5.58 4.1) (end 6.48 5) (layer F.Fab) (width 0.1))
(fp_line (start 6.48 5) (end 33 5) (layer F.Fab) (width 0.1))
(fp_line (start 0.7 -2.54) (end 3 -2.54) (layer F.Fab) (width 0.1))
(fp_line (start 0.7 2.54) (end 3 2.54) (layer F.Fab) (width 0.1))
(fp_line (start 4.7 -2.54) (end 6.5 -2.54) (layer F.Fab) (width 0.1))
(fp_line (start 5.6 -3.44) (end 5.6 -1.64) (layer F.Fab) (width 0.1))
(fp_line (start 0.3 -4.4) (end 1.1 -4.4) (layer F.SilkS) (width 0.12))
(fp_line (start 0.7 -4.8) (end 0.7 -4) (layer F.SilkS) (width 0.12))
(fp_line (start 2.88 -5.12) (end 2.88 5.12) (layer F.SilkS) (width 0.12))
(fp_line (start 33.12 -5.12) (end 33.12 5.12) (layer F.SilkS) (width 0.12))
(fp_line (start 2.88 -5.12) (end 4.68 -5.12) (layer F.SilkS) (width 0.12))
(fp_line (start 4.68 -5.12) (end 5.58 -4.22) (layer F.SilkS) (width 0.12))
(fp_line (start 5.58 -4.22) (end 6.48 -5.12) (layer F.SilkS) (width 0.12))
(fp_line (start 6.48 -5.12) (end 33.12 -5.12) (layer F.SilkS) (width 0.12))
(fp_line (start 2.88 5.12) (end 4.68 5.12) (layer F.SilkS) (width 0.12))
(fp_line (start 4.68 5.12) (end 5.58 4.22) (layer F.SilkS) (width 0.12))
(fp_line (start 5.58 4.22) (end 6.48 5.12) (layer F.SilkS) (width 0.12))
(fp_line (start 6.48 5.12) (end 33.12 5.12) (layer F.SilkS) (width 0.12))
(fp_line (start 1.44 -2.54) (end 2.88 -2.54) (layer F.SilkS) (width 0.12))
(fp_line (start 1.42 2.54) (end 2.86 2.54) (layer F.SilkS) (width 0.12))
(fp_line (start -1.45 -5.25) (end -1.45 5.25) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.45 5.25) (end 33.15 5.25) (layer F.CrtYd) (width 0.05))
(fp_line (start 33.15 5.25) (end 33.15 -5.25) (layer F.CrtYd) (width 0.05))
(fp_line (start 33.15 -5.25) (end -1.45 -5.25) (layer F.CrtYd) (width 0.05))
(fp_text user %R (at 13 0) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
(pad 2 thru_hole oval (at 0.7 2.5) (size 2.4 2.4) (drill 1.2) (layers *.Cu *.Mask))
(pad 1 thru_hole rect (at 0.7 -2.5) (size 2.4 2.4) (drill 1.2) (layers *.Cu *.Mask))
(model ${KISYS3DMOD}/Capacitor_THT.3dshapes/CP_Axial_L20.0mm_D10.0mm_P26.00mm_Horizontal.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)

80446
kicad-files/fp-info-cache
View File

File diff suppressed because it is too large Load Diff

6
kicad-files/fp-lib-table
View File

@ -1,5 +1,5 @@
(fp_lib_table
(lib (name nau7802)(type KiCad)(uri /home/joerg/git-repos/mini-beieli-pcb-cubecell/nau7802.pretty)(options "")(descr ""))
(lib (name LPS4012)(type KiCad)(uri /home/joerg/git-repos/mini-beieli-pcb-cubecell/LPS1420)(options "")(descr ""))
(lib (name SUPERCAP)(type KiCad)(uri /home/joerg/git-repos/KiCAD/SCCS30B106PRB)(options "")(descr ""))
(lib (name nau7802)(type KiCad)(uri /home/joerg/git-repos/mini-beieli-pcb-cubecell/kicad-files/nau7802.pretty)(options "")(descr ""))
(lib (name LPS4012)(type KiCad)(uri /home/joerg/git-repos/mini-beieli-pcb-cubecell/kicad-files/LPS1420)(options "")(descr ""))
(lib (name SUPERCAP)(type KiCad)(uri /home/joerg/git-repos/mini-beieli-pcb-cubecell/kicad-files/SCCS30B106PRB)(options "")(descr ""))
)

800
kicad-files/mini-beieli-pcb-cubecell.kicad_pcb
View File

File diff suppressed because it is too large Load Diff

931
kicad-files/mini-beieli-pcb-cubecell.kicad_pcb-bak
View File

File diff suppressed because it is too large Load Diff

2
kicad-files/mini-beieli-pcb-cubecell.pro
View File

@ -1,4 +1,4 @@
update=Do 13 Aug 2020 17:25:47
update=Di 01 Sep 2020 17:26:35
version=1
last_client=kicad
[general]